

U.S. PRO
01/0309
01/02

PATENT NUMBER and
ISSUE DATE

U.S. UTILITY Patent Application

APPL NUM	FILING DATE	CLASS	SUBCLASS	GAU	EXAMINER
10038209	01/02/2002	716	6	2825	Thompson

**APPLICANTS: Rich Marvin; Misra Ashutosh;

**CONTINUING DATA VERIFIED:

NO/RE

BEST AVAILABLE COPY

** FOREIGN APPLICATIONS VERIFIED:

NO/RE

PG-PUB DO NOT PUBLISH RESCIND

Foreign priority claimed

Yes No

35 USC 119 conditions met

Yes No

Verified and Acknowledged Examiner's initials

TITLE : Delay correlation analysis and representation for vits

ATTORNEY DOCKET NO

POU920010165US1

compliant VHDL models

U.S. DEPT. OF COMM./PAT & TM-PTO-436L (Rev. 12-94)

NOTICE OF ALLOWANCE MAILED		Assistant Examiner	CLAIMS ALLOWED	
Amount Due	Date Paid		Total Claims	Print Claim for O.G
ISSUE FEE		Primary Examiner	DRAWING	
			Sheets Drwg.	Figs.Drwg.
TERMINAL DISCLAIMER		PREPARED FOR ISSUE		
		Application Examiner		
WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368. Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.				

FILED WITH:

DISK (CRF) CD-ROM

(Attached in pocket on right inside flap)